D 5.1 - Simulating Hardware-Related Faults at Model Level